Calculator system having an exchange data memory register

ABSTRACT

Disclosed is an electronic calculator system implemented on at least one semiconductor chip having a first set of data storage memory registers for storing a first plurality of multi-digit, multi-bit data words, and further having another storage memory register coupled to the first set of storage registers for storing another multi-digit, multi-bit data word. The said another storage means has an input which is responsive only to one of the first set, under control of an instruction word provided by a permanent store memory. The system further provides an N input arithmetic means coupled to the N data storage means such that (including the said another register) there are N + 1 storage registers providing inputs to the N input adder. By providing the exchange register having inputs and outputs coupled to only one of the first set, input and output select circuitry is eliminated to effect increased packing density.

United States Patent Cochran et al.

[ CALCULATOR SYSTEM HAVING AN Primary E.\muinerDavid H. Malzahn EXCHANGE DATA MEMORY REGISTER Attorney, Agent, or Firm-Harold Levine; Rene E. [75] Inventors: Michael J. Cochran, Richardson; Grossmdn Thomas Devme ga age-s P. Grant, Jr., Dallas, both I 57] ABSTRACT Disclosed is an electronic calculator system imple- [73] Asslgneei Texas Instruments Incorporated, mented on at least one semiconductor chip having a Dana51 first set of data storage memory registers for storing a [22] Filed: Sept 13, 1973 first plurality of multi-digit, multi-bit data words, and

V further having another storage memory register coul PP 397,185 pled to the first set of storage registers for storing another multi-digit, multi-bit data word. The said an- 52 us (:1 235/156; 340/172.5 other Storage means has an input which is YeSPOflsWe [5 l Int. Cl. G06F 13/00 only one of the first 56L under control of an instruc' [58] Field of Search 235/156, 159, I60, 164; Word Provided by a Petr":ment Store memory- 340/1725 173 RC 174 360/54 The system further provides an N input arithmetic means coupled to the N data storage means such that [56] References cu (including the said another register) there are N 1 UNITED STATES PATENTS storage registers providing inputs to the N input adder. By providing the exchange register having inputs and 3.492.656 l/l970 Hildel arandt 340/1715 outputs Coupled to on]y one f the first Set input and 52355;? 213:2??? iii output select circuitry is eliminated to efi'ect increased 322400.129 3/1974 Umstattd 235/l56 packmg denslty' 5 Claims, 81 Drawing Figures R mzrum:

l/ 0 (TA m :1

DPT

am: A

n u as 1 rm SELECTOR (1A1 ES km ll-Ilt! 50:

min lu rtAII-Ji 451 Nov. 11, 1975 U.S. Patent Nov. 11, 1975 Sheet 1 of 63 3,919,532

US. Patent Nov. 11,1975 Sheet2of63 3,919,532

PR OGRAMM ER CHIP Fig 2 MEMORY STORAGE PRINTER CHIP BUSY

. ARITHMETIC SEG A SEG B CHIP FF FFFFIT' SEGMENT DRIVERS DIGIT DRIV ERS "K" LINES KEYBOARD US. Patent Nov. 11, 1975 Sheet4 of 63 3,919,532

MACH

AOmHZO m m rmDm PKU @200 QM t U.S. Patent Nov. 11, 1975 SheetS of 63 3,919,532

EXT

X IRG [1G IDLE U.S. Patent I 12 I pranch Branch of Condition:1

MSB

Relative Branch Address Fig. 50

=O=INCREMENT =1 DECREMENT Nov. 11, 1975 branch =0 Sheet 6 of 63 MSB LSB

MSB

Fig. 5b

M0 Flag Operation M1 All Mask M2 DPT M3 DPT 1 M4 DPT C M5 LLSD 1 M6 EXP M7 EXP 1 M8 KEYBOARD OPERATIONS M9 MANT MlO WAIT OPERATIONS M11 MLSD 5 M12 MAEX M13 MLSD 1 M1 1 MMSD 1 M15 MAEX 1 R2 C N R L Shift A R5 Shift E R6 Shift C R? Shift D R12 Al'Constant R13 N O-OP R1 1 C+ Constant R15 IRE-Adder (Mask LSD) :O a.dd=Shift left :1=sub=shift right 21 3 H (EFFECTIVE FOR 1 Q -c WHOLE INSTRUC- YE=Q-D TION CYCLE WITH 1? ANY DIGIT MASK) US. Patent Nov.l1, 1975 Sheet70f63 3,919,532

The following 8 bits effective only if flag operations 7 (fmd) MSB 16 The following 8 bits effective Generate Fla'gMa'SK only if Keyboard operations when these LL bits equal the 4 encoded state 1 bits =O=SCAN KYBD (NOTE: ENCODED STATE TTMEs ARE +2 FROM AOTUAL sTATEs) A =1=KT (fma) LsE 6 =O=KS The following t bits (flagops) effective only during flagmask I except f E T15 5 :O=KR

TEST FLAG A =O=KQ 1 TEsT FLAG B 2 sET FLAG A I I 3 SET FLAG B 2 :OZKP (fd) u ZERO FLAG A MSB 5 ZERO FLAG B I I f l =O=KO 6 INVERT FLAG A g INVERT FLAG B IO 8 EXCH. FLAG A B =O:KN (fb) 9 COMPARE FLAG A B 10 SET FLAG KR 11 ZERO FLAG KR F/g 12 COPY FLAG B-A LSB 13 COPY FLAG A-AB l t REG S-AFLAG A so s3 15 REG 5-AFLAG B so s3 US. Patent Nov.11, 1975 Sheet 10of63 3,919,532

US. Patent Nov. 11, 1975 Sheet 11 of 63 3,919,532

T0 DISPLAY ITL ARITHMETIC CHIP a L LI 2a 2? 26 :5 24 23 22 2/ 2b l 3 seem 7/76052/ IIIITIII Fig, 7

US Patent Nov. 11, 1975 Sheet 12 of 63 Fig. 8b]

Fig. 8b2

Fig. 8b3

Fig. 8b4

Fig. 8b5

Fig. 8b6

Fig. 8b?

Fig. 8b8

Fig, 8b9

Fig. 8b10 Fig. 8c2

Fig. 8c3

Fig. 804

Fig. 8c5

Fig. 8c6

Fig. 8c8

Fig. 8dl

Fig. 8d2

Fig. 8d3

Fig. 8d4

Fig. 8:15

Fig. 8d6

US. Patent Nov. 11,1975 Sheet 13 01*63 3,919,532

25% 6 300 Fig. 5b]

Exxz- SE R5 our :5 E

US. Patent Nov.1l,1975 Sheet 14 of63 3,919,532

US. Patent Nov. 11, 1975 Sheet 15 of 63 3,919,532

US. Patent Nov.1l,1975 Sheet 16 of63 3,919,532

0mm c 52: OM5 60 nn: 0 /8 $76 45/ 274 P SH/Ff D U.S. Patent Nov. 11, 1975 Sheet 17 0f 63 3,919,532

as 3: F19 8b5 Q Q 5 Q /04 3 a V00 U.S. Patent Nov. 11, 1975 Sheet 18 of 63 3,919,532

/35 Fig. 805 I VT r I] IV US. Patent Nov. 11, 1975 Sheet 19 of 63 3,919,532

V W W (SA/KETJ)L .suang 0 0 Q E) 1 f 1 1 W W W W 

1. In an electronic calculator system implemented on at least one semiconductor chip, having a clock system for providing cycle and sub-cycle timing, input means for receiving data, an arithmetic unit, and control means responsive to the clock system and to a decoded instruction word for causing the arithmetic unit to operate on the data, the combination comprising: a. N data storage means for storing N multi-digit, multi-bit data words received, at least in part, from the input means; b. exchange storage means for storing another multi-digit, multi-bit data word, selectively coupled only to one of the N data storage means; and c. selector means responsive to the control means and operatively connected to the N data storage means and to the exchange storage means to cause an exchange of data words between the exchange storage means and the one N data storage means.
 2. The calculator system of claim 1 further comprising strobing means, responsive to the clock system for providing a strobe pulse at each subcycle time.
 3. The calculator system of claim 2 wherein the N data storage means and the exchange storage means are sequentially addressed memories, comprising: memory cells, arranged in columns and rows; and a pair of address lines connected to each column of cells, and operatively connected to be strobed sequentially by the strobe pulse.
 4. The calculator system of claim 3 wherein each of the sequentially addressed memories further comprise: one input and one output line connected to each row of cells, and wherein all of the address lines, except the outer two lines are electrically connected for addressing in both the read and write memory modes.
 5. The calculator system of claim 4 further comprising coupling means for coupling the one N data storage means to the arithmetic unit. 